|
阅读：7130回复：53
如何编写ARM的启动和异常处理程序
我刚刚接触ARM，苦于目前有关ARM编程的资料太少，肯请各位高手赐教。（请置顶）
[编辑 - 2/24/03 by 9505104] |
|
最新喜欢： flyhua...
|
|
沙发#
发布于：2002-05-10 13:33
还是不屑一顾？
|
|
|
板凳#
发布于：2002-05-17 14:08
一个星期过了，还是没有人答。
|
|
|
地板#
发布于：2002-05-17 14:10
怎么办？
|
|
|
地下室#
发布于：2002-05-17 14:11
等。
|
|
|
5楼#
发布于：2002-05-17 14:13
还等不到呢？
|
|
|
6楼#
发布于：2002-05-17 14:16
忍无可忍怎么办？
|
|
|
7楼#
发布于：2002-05-17 14:18
网站的名言是什么？
|
|
|
8楼#
发布于：2002-05-17 14:20
多看少问。
|
|
|
9楼#
发布于：2002-05-17 14:22
什么意思？
|
|
|
10楼#
发布于：2002-05-17 14:25
事情要靠自己。
|
|
|
11楼#
发布于：2002-05-17 14:26
哦，我灌水去也。
|
|
|
12楼#
发布于：2002-05-17 14:28
再等等。
|
|
|
13楼#
发布于：2002-05-17 14:33
;------------------------------------------------------------------------------
AREA IN_RESET, CODE, READONLY, INTERWORK ; -------------------------- List of Included Files --------------------------- INCLUDE Include/arm.inc INCLUDE Include/int_mem.inc INCLUDE Include/aic.inc IF :DEF: AT91DB01 INCLUDE Include/pio.inc INCLUDE Include/db01.inc ENDIF ; ------------------------ List of constants and types ------------------------ ; None ; ------------------------ List of Imported resources ------------------------- IMPORT InitMainSram IMPORT InitTableStack IF :DEF:AT91_DEBUG_NONE IMPORT InitTableEBI IMPORT MainApplication IMPORT |Image$$RO$$Limit| ; End of ROM code (=start of ROM data) IMPORT |Image$$RW$$Base| ; Base of RAM to initialise IMPORT |Image$$ZI$$Base| ; Base and limit of area IMPORT |Image$$ZI$$Limit| ; to zero initialise ENDIF ; ------------------------ List of Internal resources ------------------------- ; None ; ------------------------ List of Exported resources ------------------------- IF :DEF:AT91_DEBUG_NONE ;- Define the entry point ENTRY ;------------------------------------------------------------------------------ ;- Function : boot ;- Treatments : AT91 boot code ;- Input Parameters : None ;- Output Parameters : None ;- Registers lost : None ;- Called Functions : MainApplication ;- Called Macros : None ;------------------------------------------------------------------------------ ;- Define \"__main\" to ensure that C runtime system is not linked EXPORT __main __main B InitReset ; reset undefvec B undefvec ; Undef swivec B swivec ; SW pabtvec B pabtvec ; P abt dabtvec B dabtvec ; D abt rsvdvec B rsvdvec ; reserved irqvec ldr pc, [pc,#-0xF20] ; IRQ : read the AIC fiqvec ldr pc, [pc,#-0xF20] ; FIQ : read the AIC InitReset ;- | Initialise the Memory Controller ;- | --------------------------------- ;- | Copy the Image of the Memory Controller ldr r10, PtInitTableEBI ; get the address of the chip select register image ;- | If pc > 0x100000 movs r0, pc, LSR #20 ;- | | Mask the 12 highest bits of the address moveq r10, r10, LSL #12 moveq r10, r10, LSR #12 ;- | EndIf ;- | Load the address where to jump ldr r12, PtInitRemap ; get the real jump address ( after remap ) ;- | Copy Chip Select Register Image to Memory Controller and command remap ldmia r10!, {r0-r9,r11} ; load the complete image and the EBI base stmia r11!, {r0-r9} ; store the complete image with the remap command ;- | Jump to ROM at its new address mov pc, r12 ; jump and break the pipeline PtInitTableEBI DCD InitTableEBI ; Table for EBI initialization PtInitRemap DCD InitRemap ; address where to jump after REMAP PtInitVector DCD __main ; Table for vector initialization |
|
|
14楼#
发布于：2002-05-17 14:35
InitRemap
;- | Setup Exception Vectors ;- | ----------------------- ;- | Copy the hard exception vectors mov r8, #0 ; @ of the hard vector ldr r9, PtInitVector ; @ where to read values ldmia r9!, {r0-r7} ; read the vectors stmia r8!, {r0-r7} ; store them ;- | Set up the SVC mode and stack pointer on the top of the internal RAM mov r0, #ARM_MODE_SVC:OR:I_BIT:OR:F_BIT ; No interrupts msr CPSR_c, r0 ldr r13, =RAM_LIMIT ; set the top of the stack pointer ;- | Initialize the Stacks bl InitResetStacks ;- | Initialise memory required by C code ldr r0, =|Image$$RO$$Limit| ; Get pointer to ROM data ldr r1, =|Image$$RW$$Base| ; and RAM copy ldr r3, =|Image$$ZI$$Base| ; Zero init base => top of initialised data cmp r0, r1 ; Check that they are different beq NoRW LoopRw cmp r1, r3 ; Copy init data ldrcc r2, [r0], #4 strcc r2, [r1], #4 bcc LoopRw NoRW ldr r1, =|Image$$ZI$$Limit| ; Top of zero init segment mov r2, #0 LoopZI cmp r3, r1 ; Zero init strcc r2, [r3], #4 bcc LoopZI ;- | Branch on C code Main function ldr r0, =MainApplication mov lr, pc bx r0 ;- | Loop for ever InitEnd b InitEnd ENDIF IF :DEF:AT91_DEBUG_ICE irqvec ldr pc, [pc,#-0xF20] ; IRQ : read the AIC fiqvec ldr pc, [pc,#-0xF20] ; FIQ : read the AIC ENDIF |
|
|
15楼#
发布于：2002-05-17 14:36
;------------------------------------------------------------------------------
;- Function : InitResetStacks ;- Treatments : AT91 boot code ;- Must be call in Supervisor mode ;- Input Parameters : None ;- Output Parameters : ;- <AdFiq> = address of FIQ treatment which initialize the stack ;- Registers lost : None ;- Called Functions : None ;- Called Macros : None ;------------------------------------------------------------------------------ EXPORT InitResetStacks InitResetStacks ldr r1, =AIC_BASE IF :DEF:AT91_DEBUG_ANGEL ;- Disable all interrupt unless USART used by Angel mvn r0, #(1:SHL:US0IRQ) ELSE ;- Disable all interrupt mvn r0, #0 ENDIF str r0, [r1, #AIC_IDCR] ;- Perform 8 End Of Interrupt Command to make sure AIC will not lock out nIRQ mov r0, #8 LoopAic str r1, [r1, #AIC_EOICR] subs r0, r0, #1 bhi LoopAic IF :DEF:AT91_DEBUG_ICE ;- | -- Set IRQ and FIQ interrupt vectors adr r0, irqvec ; @ where to read values ldmia r0!, {r1-r2} ; read the vectors mov r0, #(6*4) ; @ of the interrupt vector stmia r0!, {r1-r2} ; store them ENDIF IF :DEF: AT91EB01 ;- | -- Get the top of the SRAM ;- | top <- InitMainSram() stmfd r13!, {lr} ldr r0, =InitMainSram mov lr, pc bx r0 ldmfd r13!, {lr} ENDIF |
|
|
16楼#
发布于：2002-05-17 14:38
IF :DEF: AT91DB01
;- | -- Get the top of the SSRAM ;- | top <- SSRAM_BASE ldr r0, =SSRAM_LIMIT ENDIF ;- | -- Save current CPSR and work registers mrs r12, CPSR ;- | Get the size of the stacks ldr r2, =InitTableStack ;- | Reserve debugger stack size ldr r3, [r2, #0] sub r0, r0, r3 IF :LNOT::DEF:AT91_DEBUG_ANGEL ;- | If (FIQ size defined) ldr r3, [r2, #0] teq r3, #0 ;- | Then beq InitFiqEnd ;- | | -- Set up Fast Interrupt mode and set FIQ stack mov r1, #ARM_MODE_FIQ:OR:I_BIT:OR:F_BIT msr CPSR_c, r1 ;- | | FIQ_r13 <- top mov r13, r0 ;- | | top <- top - size_FIQ sub r0, r0, r3 ;- | Endif InitFiqEnd |
|
|
17楼#
发布于：2002-05-17 14:39
;- | If (IRQ size defined)
ldr r3, [r2, #4] teq r3, #0 ;- | Then beq InitIrqEnd ;- | | -- Set up Interrupt mode and set IRQ stack mov r1, #ARM_MODE_IRQ:OR:I_BIT:OR:F_BIT msr CPSR_c, r1 ;- | | IRQ_r13 <- top mov r13, r0 ;- | | top <- top - size_IRQ sub r0, r0, r3 ;- | Endif InitIrqEnd IF :LNOT::DEF:AT91_DEBUG_ICE ;- | If (SVC size defined) ldr r3, [r2, #8] teq r3, #0 ;- | Then beq InitSvcEnd ;- | | -- Set up Supervisor mode and set SVC stack mov r1, #ARM_MODE_SVC:OR:I_BIT:OR:F_BIT msr CPSR_c, r1 ;- | | SVC_r13 <- top mov r13, r0 ;- | | top <- top - size_SVC sub r0, r0, r3 ;- | Endif InitSvcEnd ENDIF ENDIF |
|
|
18楼#
发布于：2002-05-17 14:41
;- | If (ABORT size defined)
ldr r3, [r2, #12] teq r3, #0 ;- | Then beq InitAbortEnd ;- | | -- Set up Abort mode and set ABORT stack mov r1, #ARM_MODE_ABORT:OR:I_BIT:OR:F_BIT msr CPSR_c, r1 ;- | | Abort_r13 <- top mov r13, r0 ;- | | top <- top - size_ABORT sub r0, r0, r3 ;- | Endif InitAbortEnd ;- | If (UNDEF size defined) ldr r3, [r2, #16] teq r3, #0 ;- | Then beq InitUndefEnd ;- | | -- Set up Undefined mode and set UNDEF stack mov r1, #ARM_MODE_UNDEF:OR:I_BIT:OR:F_BIT msr CPSR_c, r1 ;- | | UNDEF_r13 <- top mov r13, r0 ;- | | top <- top - size_UNDEF sub r0, r0, r3 ;- | Endif InitUndefEnd ;- | -- Set up USER/SYStem mode and set USER/SYStem stack mov r1, #ARM_MODE_SYS:OR:I_BIT:OR:F_BIT msr CPSR_c, r1 ;- | r13 <- top mov r13, r0 ;- | -- Restore current CPSR enabling interrupt and fast interrupt bic r12, r12, #I_BIT:OR:F_BIT msr CPSR_cxsf, r12 ;- | return bx lr END |
|
|
19楼#
发布于：2002-05-17 14:44
原来很多事情，非不能也，是不为也。
|
|
上一页
下一页