|
2240楼#
发布于：2005-03-28 14:29
and 48-pin
TSOP packages. The word-wide data (x16) appears on DQ15 |
|
|
2241楼#
发布于：2005-03-28 14:30
and 48-pin
TSOP packages. The word-wide data (x16) appears on DQ15 |
|
|
2242楼#
发布于：2005-03-28 14:30
The Am29LV160B is a 16 Mbit, 3.0 Volt-only Flash memory
organized as 2,097,152 bytes or 1,048,576 words. The device is offered in 48-ball FBGA, 44-pin SO, and 48-pin :P ;) |
|
|
2243楼#
发布于：2005-03-28 14:31
The Am29LV160B is a 16 Mbit, 3.0 Volt-only Flash memory
organized as 2,097,152 bytes or 1,048,576 words. The device is offered in 48-ball FBGA, 44-pin SO, and 48-pin :o :o :o |
|
|
2244楼#
发布于：2005-03-28 14:31
and 48-pin
TSOP packages. The word-wide data (x16) appears on DQ15 |
|
|
2245楼#
发布于：2005-03-28 14:32
The device offers access times of 70, 80, 90, and 120 ns,
allowing high speed microprocessors to operate without wait states. :( :cool: |
|
|
2246楼#
发布于：2005-03-28 14:32
anThe device offers access times of 70, 80, 90, and 120 ns,
allowing high speed microprocessors to operate without wait states. :cool: ;) :P |
|
|
2247楼#
发布于：2005-03-28 14:32
and 48-pin
TSOP packages. The word-wide data (x16) appears on DQ15 |
|
|
2248楼#
发布于：2005-03-28 14:32
The device offers access times of 70, 80, 90, and 120 ns,
allowing high speed microprocessors to operate without wait states. :o :cool: :mad: |
|
|
2249楼#
发布于：2005-03-28 14:32
The Am29LV160B is a 16 Mbit, 3.0 Volt-only Flash memory
organized as 2,097,152 bytes or 1,048,576 words. The device is offered in 48-ball FBGA, 44-pin SO, and 48-pin :D :o :o |
|
|
2250楼#
发布于：2005-03-28 14:32
The device offers access times of 70, 80, 90, and 120 ns,
allowing high speed microprocessors to operate without wait states. :o :cool: :mad: :o ;) :o |
|
|
2251楼#
发布于：2005-03-28 14:32
The Am29LV160B is a 16 Mbit, 3.0 Volt-only Flash memory
organized as 2,097,152 bytes or 1,048,576 words. The device is offered in 48-ball FBGA, 44-pin SO, and 48-pin :P ;) :cool: |
|
|
2252楼#
发布于：2005-03-28 14:32
anThe device offers access times of 70, 80, 90, and 120 ns,
allowing high speed microprocessors to operate without wait states. :cool: ;) :P :P |
|
|
2253楼#
发布于：2005-03-28 14:33
To eliminate bus contention the
device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls. :cool: |
|
|
2254楼#
发布于：2005-03-28 14:33
The device requires only a single 3.0 volt power supply
for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. :o :mad: :D |
|
|
2255楼#
发布于：2005-03-28 14:34
and 48-pin
TSOP packages. The word-wide data (x16) appears on DQ15 |
|
|
2256楼#
发布于：2005-03-28 14:34
To eliminate bus contention the
device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls. ;) ;) :D |
|
|
2257楼#
发布于：2005-03-28 14:34
and 48-pin
TSOP packages. The word-wide data (x16) appears on DQ15 |
|
|
2258楼#
发布于：2005-03-28 14:34
The device offers access times of 70, 80, 90, and 120 ns,
allowing high speed microprocessors to operate without wait states. :o :cool: :mad: :o ;) :o :o |
|
|
2259楼#
发布于：2005-03-28 14:35
and 48-pin
TSOP packages. The word-wide data (x16) appears on DQ15 |
|